At a recent demonstration, Michael Roitzsch from the Barkhausen Institut presented the M3 hardware and operating system architecture, designed to tackle the increasing risk of hardware-level vulnerabilities in modern processors and accelerators. As these components grow in complexity, they are more prone to security flaws, as shown by high-profile cases such as vulnerabilities in Intel processors. The M3 platform aims to provide a more resilient structure capable of withstanding such attacks.
WATCH THE DEMONSTRATION HERE
To illustrate the concept, the team used a simple tic-tac-toe game as a test scenario. The game involved processors, memory, a game engine verifying legal moves, a bot making automated moves, and a human participant. A deliberate vulnerability was introduced into one processor, allowing the bot to bypass the engine’s checks and overwrite moves directly in memory. This demonstrated how real-world hardware bugs can undermine intended safeguards, compromising system integrity.
The solution proposed by the M3 platform is the use of Trusted Communication Units (TCUs), lightweight devices that sit in front of processors and memory to perform independent access control checks. Unlike complex processors, TCUs are simple enough to be implemented without flaws, ensuring that components only interact with authorised elements. In the demo, when the bot was moved to a processor protected by a TCU, unauthorised actions were blocked while legal moves remained possible.
This highlights the M3 approach to creating more secure and reliable computing infrastructures, particularly in environments where multiple stakeholders share hardware resources.
Know more about COREnext Solutions